Taro Logo

Design and Verification Engineer Interview Experience - Bengaluru, India

September 1, 2018
Positive ExperienceGot Offer

Process

There were one telephonic interview and 2 Technical rounds. Technical round related to academic projects and Verilog and digital electronics.

  1. Identify the circuit a given FSM corresponds to.
  2. Clock generation
  3. Blocking vs non-blocking assignments
  4. Synchronous and asynchronous rst etc.

I got result after one week.

Questions

The topic is the basics of digital electronics and Verilog.

Was this helpful?

Interview Statistics

The following metrics were computed from 2 interview experiences for the Cadence Design Systems Design and Verification Engineer role in Bengaluru, India.

Success Rate

50%
Pass Rate

Cadence Design Systems's interview process for their Design and Verification Engineer roles in Bengaluru, India is fairly selective, failing a large portion of engineers who go through it.

Experience Rating

Positive100%
Neutral0%
Negative0%

Candidates reported having very good feelings for Cadence Design Systems's Design and Verification Engineer interview process in Bengaluru, India.

Cadence Design Systems Work Experiences