Taro Logo

Design Verification Engineer Interview Experience - India

July 18, 2021
Neutral ExperienceNo Offer

Process

There are three technical rounds namely from junior technical, senior technical and manager of Cadence. Then there is an HR round.

Topics like pipelining & hazards, Cache, Assembly language, VHDL, C, frequency divider, clock generation using VHDL are touched in the technical rounds. And a question to explain my project from digital design is asked.

Questions

Topics like pipelining & hazards, Cache, Assembly language, VHDL, C, frequency divider, and clock generation using VHDL are touched in the technical rounds.

And a question to explain my project from digital design is asked.

Was this helpful?

Interview Statistics

The following metrics were computed from 8 interview experiences for the Cadence Design Systems Design Verification Engineer role in India.

Success Rate

13%
Pass Rate

Cadence Design Systems's interview process for their Design Verification Engineer roles in India is extremely selective, failing the vast majority of engineers.

Experience Rating

Positive88%
Neutral13%
Negative0%

Candidates reported having very good feelings for Cadence Design Systems's Design Verification Engineer interview process in India.

Cadence Design Systems Work Experiences