Taro Logo

Dft Engineer Interview Experience - India

October 5, 2021
Positive ExperienceGot Offer

Process

The recruitment process involved a written test on Perl and Verilog, along with digital design basics, followed by a technical interview.

The interviewer judged me on my digital design knowledge, along with CMOS.

Questions

Design a JK flip-flop using Verilog.

Was this helpful?

Interview Statistics

The following metrics were computed from 2 interview experiences for the Cadence Design Systems Dft Engineer role in India.

Success Rate

100%
Pass Rate

Cadence Design Systems's interview process for their Dft Engineer roles in India is incredibly easy as the vast majority of engineers get an offer after going through it.

Experience Rating

Positive100%
Neutral0%
Negative0%

Candidates reported having very good feelings for Cadence Design Systems's Dft Engineer interview process in India.

Cadence Design Systems Work Experiences