Verification Engineer
Verification Engineer
Very nice team and technical people.
Processes take a lot of time.
Was this helpful?
Infineon Technologies Interview Experiences
Verification Engineer
Campus placements were held at IIIT Hyd.
Verification Engineer
At the beginning, there were some basic questions for Verilog and IC design. They also asked some questions about Python or script programming. They asked some Verilog programming questions.
Verification Engineer
The interview is divided into two parts. The first part is a short discussion about you and your professional experience. The second part is a test containing 10 exercises in digital electronics, programming, and OOP.
Verification Engineer
Hyderābād, Telangana, IndiaDecember 1, 2010Campus placements were held at IIIT Hyd.
Verification Engineer
GermanyMay 1, 2015At the beginning, there were some basic questions for Verilog and IC design. They also asked some questions about Python or script programming. They asked some Verilog programming questions.
Verification Engineer
RomaniaSeptember 1, 2022The interview is divided into two parts. The first part is a short discussion about you and your professional experience. The second part is a test containing 10 exercises in digital electronics, programming, and OOP.
