Taro Logo

ASIC Validation Engineer Interview Experience - Toronto, Canada

January 1, 2022
Positive ExperienceGot Offer

Process

A very enjoyable process. I was interviewed by the head of the team and the intern manager.

They told me about the culture of the team and how it fits into and contributes to the greater development of technology.

Then we moved on to HR and a multi-part technical question.

Questions

  1. What's a strength/weakness of yours?

2.a. Draw a circuit that implements the XOR operation using NAND gates.

2.b. Implement some memory unit (flip-flop) for the output of the circuit.

2.c. Make one of the inputs of this circuit the input of another flip-flop, and its output the input to the XOR function.

2.c.i. I kind of unintentionally prompted a question from them when I asked if the flip-flops should be operated by the same or separate clocks. They proceeded to ask me what would happen if it was the latter case.

2.d. Discuss what timing constraints you would need to be aware of for this circuit to function.

2.e. How would you make the circuit run faster? What if timing constraints weren't met? What would you need to do then?

2.f. Code this circuit in Verilog.

Was this helpful?

Interview Statistics

The following metrics were computed from 1 interview experience for the Intel ASIC Validation Engineer role in Toronto, Ontario.

Success Rate

100%
Pass Rate

Intel's interview process for their ASIC Validation Engineer roles in Toronto, Ontario is incredibly easy as the vast majority of engineers get an offer after going through it.

Experience Rating

Positive100%
Neutral0%
Negative0%

Candidates reported having very good feelings for Intel's ASIC Validation Engineer interview process in Toronto, Ontario.

Intel Work Experiences