Taro Logo

Design Verification Engineer Interview Experience - Haifa, Israel

January 1, 2022
Positive ExperienceGot Offer

Process

Two sets of interviews, each two hours long.

Two interviewers at each session.

Real SystemVerilog questions, no riddles.

Topics include:

  • How to create a verification plan
  • How to create a test with a sequence
  • Random virtual sequencer
  • Agent with checker, coverage, and monitor

Questions

Asked me to tell about myself, my past work, and what I expect from my new team and manager.

Was this helpful?

Interview Statistics

The following metrics were computed from 1 interview experience for the Intel Design Verification Engineer role in Haifa, Israel.

Success Rate

0%
Pass Rate

Intel's interview process for their Design Verification Engineer roles in Haifa, Israel is extremely selective, failing the vast majority of engineers.

Experience Rating

Positive100%
Neutral0%
Negative0%

Candidates reported having very good feelings for Intel's Design Verification Engineer interview process in Haifa, Israel.

Intel Work Experiences