Good Place, Some Red Tape
Good Place, Some Red Tape
Intel is a great place to work.
There is some red tape you have to cut through at times.
Was this helpful?
Intel Interview Questions
Intel Interview Experiences
Design Verification Engineer
You will need good digital system experience, including state machines, logic gates, and programming. The language used is Verilog. Be prepared to discuss your previous projects. You should promote your technical capabilities and demonstrate a posit
Design Verification Engineer
They asked about my Verilog projects and labs that I took in my coursework, and what I achieved in that lab coursework. The interview went slow. Then questions were on the digital domain. Questions on Verilog and C/C++: * STA * Verilog project
Design Verification Engineer
Contacted by a recruiter. Went through: * Two rounds of technical phone interviews (1 on 1 with an engineer) * One round of on-site interview with the extended team.
Design Verification Engineer
MalaysiaDecember 30, 2024You will need good digital system experience, including state machines, logic gates, and programming. The language used is Verilog. Be prepared to discuss your previous projects. You should promote your technical capabilities and demonstrate a posit
Design Verification Engineer
Bengaluru, Karnataka, IndiaAugust 1, 2024They asked about my Verilog projects and labs that I took in my coursework, and what I achieved in that lab coursework. The interview went slow. Then questions were on the digital domain. Questions on Verilog and C/C++: * STA * Verilog project
Design Verification Engineer
United StatesMay 21, 2024Contacted by a recruiter. Went through: * Two rounds of technical phone interviews (1 on 1 with an engineer) * One round of on-site interview with the extended team.
