Taro Logo

Design Verification Engineer Interview Experience

July 1, 2022
Negative ExperienceGot Offer

Process

Internal Transfer within Intel

Two phone/video interviews:

  • Manager interview
  • Team member interview

Each interview is 90 minutes.

Interview details:

Discussion about experience relating to pre-silicon verification, specifically test bench development using SystemVerilog and UVM.

Basic questions relating to:

  • UVM basics (components, test phases, agents, interfaces, checkers, monitors, sequences)
  • SystemVerilog (classes, tasks, functions, constraints)

Was this helpful?

Interview Statistics

The following metrics were computed from 7 interview experiences for the Intel Design Verification Engineer role in United States.

Success Rate

71%
Pass Rate

Intel's interview process for their Design Verification Engineer roles in the United States is incredibly easy as the vast majority of engineers get an offer after going through it.

Experience Rating

Positive71%
Neutral0%
Negative29%

Candidates reported having very good feelings for Intel's Design Verification Engineer interview process in United States.

Intel Work Experiences