The interview started with basic questions on digital design, such as multiplexers and decoders. The difficulty then increased.
Questions were asked on Verilog as well. Finally, two to three puzzles were presented.
The interviewer also inquired about the competitions I had participated in, which were mentioned on my resume.
Q: Draw the FSM diagram for a given case, considering a Mealy machine and taking overlap cases into account.
The following metrics were computed from 1 interview experience for the Intel Formal Verification Engineer role in Pilani, Rajasthan.
Intel's interview process for their Formal Verification Engineer roles in Pilani, Rajasthan is extremely selective, failing the vast majority of engineers.
Candidates reported having very good feelings for Intel's Formal Verification Engineer interview process in Pilani, Rajasthan.