Taro Logo

Hardware Engineer Interview Experience

September 1, 2015
Positive ExperienceNo Offer

Process

I spoke to an engineer at a school career fair.

We discussed my project and technical experiences.

He said he would review resumes and I received an email the same day for an on-campus interview.

Questions

Design an FSM to detect the sequence '110' and draw its state diagram. Determine how many flip-flops are needed to implement the FSM. Discuss the Miller vs. Moore machine.

Draw a static CMOS NOR gate and size it with reference to a 2:1 inverter.

Name the source of parasitic capacitance.

Identify types of power consumption during transition.

Discuss the effects on device performance with an increased threshold voltage.

Was this helpful?

Interview Statistics

The following metrics were computed from 40 interview experiences for the Intel Hardware Engineer role in United States.

Success Rate

40%
Pass Rate

Intel's interview process for their Hardware Engineer roles in the United States is fairly selective, failing a large portion of engineers who go through it.

Experience Rating

Positive68%
Neutral28%
Negative5%

Candidates reported having very good feelings for Intel's Hardware Engineer interview process in United States.

Intel Work Experiences