Taro Logo

Pre and Post Silicon Validation Engineer Interview Experience

September 7, 2016
Positive ExperienceNo Offer

Process

The phone interview was basic, mostly on the resume. The onsite interview was not too difficult either, with questions on RTL design (Mealy/Moore machines), BIOS, debugging, Intel architecture, GPU, and data structures and algorithms in C. I received a reject after two months.

Questions

SV basics

Was this helpful?

Interview Statistics

The following metrics were computed from 1 interview experience for the Intel Pre and Post Silicon Validation Engineer role in United States.

Success Rate

0%
Pass Rate

Intel's interview process for their Pre and Post Silicon Validation Engineer roles in the United States is extremely selective, failing the vast majority of engineers.

Experience Rating

Positive100%
Neutral0%
Negative0%

Candidates reported having very good feelings for Intel's Pre and Post Silicon Validation Engineer interview process in United States.

Intel Work Experiences