Taro Logo

Senior Verification Engineer Interview Experience

February 15, 2022
Positive ExperienceGot Offer

Process

Had 5 rounds in total, 1 with the manager and the rest with tech leads.

The interview was average, not too hard.

Need to be strong in the basics of UVM and SystemVerilog.

Questions

Was tested on:

  • Computer architecture
  • Pipeline
  • Hazards
  • FSM (Finite State Machine)
  • UVM basics
  • Writing SystemVerilog test benches for resume projects

Was this helpful?

Interview Statistics

The following metrics were computed from 3 interview experiences for the Intel Senior Verification Engineer role in United States.

Success Rate

33%
Pass Rate

Intel's interview process for their Senior Verification Engineer roles in the United States is fairly selective, failing a large portion of engineers who go through it.

Experience Rating

Positive67%
Neutral33%
Negative0%

Candidates reported having very good feelings for Intel's Senior Verification Engineer interview process in United States.

Intel Work Experiences