Good Benefits, Lacking Management
Good Benefits, Lacking Management
Benefits, flexibility, hybrid work mode
Management cares more about leader-level employees than junior-level employees.
Additional Ratings
Was this helpful?
Intel Interview Questions
Intel Interview Experiences
Design Verification Engineer
The interview process includes a phone interview, followed by 4 to 5 rounds of on-site interviews with the hiring team. Feedback will be provided in 1 to 2 weeks. If a candidate makes it to the final round, the offer letter will be emailed a couple
Design Verification Engineer
Contacted by a recruiter. Went through: * Two rounds of technical phone interviews (1 on 1 with an engineer) * One round of on-site interview with the extended team.
Design Verification Engineer
You will need good digital system experience, including state machines, logic gates, and programming. The language used is Verilog. Be prepared to discuss your previous projects. You should promote your technical capabilities and demonstrate a posit
Design Verification Engineer
United StatesMarch 1, 2023The interview process includes a phone interview, followed by 4 to 5 rounds of on-site interviews with the hiring team. Feedback will be provided in 1 to 2 weeks. If a candidate makes it to the final round, the offer letter will be emailed a couple
Design Verification Engineer
United StatesMay 21, 2024Contacted by a recruiter. Went through: * Two rounds of technical phone interviews (1 on 1 with an engineer) * One round of on-site interview with the extended team.
Design Verification Engineer
MalaysiaDecember 30, 2024You will need good digital system experience, including state machines, logic gates, and programming. The language used is Verilog. Be prepared to discuss your previous projects. You should promote your technical capabilities and demonstrate a posit
