Nice company, good work-life balance
Nice company, good work-life balance
The company was very supportive during my medical leave of absence (MLOA) and after. They provided sick leave and a gradual return to work when I had brain tumor surgery. The work ethics and environment are good. The company is still in hybrid mode as of today, September 2023.
Too much focus on processes in terms of work. The verification environment involves knowing a lot of internal tools and wrappers. You may not gain much knowledge on fundamental industry-standard tools and methodologies. The pay is okay as per industry standards, not great.
Was this helpful?
Intel Interview Questions
Intel Interview Experiences
Design Verification Engineer
I applied online through the Intel career website. The process took more than 4 weeks. I was interviewed at Intel Corporation, Bangalore, India. The interview process was really challenging and interesting at the same time.
Design Verification Engineer
They asked about my Verilog projects and labs that I took in my coursework, and what I achieved in that lab coursework. The interview went slow. Then questions were on the digital domain. Questions on Verilog and C/C++: * STA * Verilog project
Design Verification Engineer
There were three rounds. The first interview tested our eligibility for the position, and based on that, some basic questions were asked. After a week, they confirmed that I had qualified for further rounds. They completed the two remaining interview
Design Verification Engineer
Bengaluru, Karnataka, IndiaJanuary 1, 2017I applied online through the Intel career website. The process took more than 4 weeks. I was interviewed at Intel Corporation, Bangalore, India. The interview process was really challenging and interesting at the same time.
Design Verification Engineer
Bengaluru, Karnataka, IndiaAugust 1, 2024They asked about my Verilog projects and labs that I took in my coursework, and what I achieved in that lab coursework. The interview went slow. Then questions were on the digital domain. Questions on Verilog and C/C++: * STA * Verilog project
Design Verification Engineer
Bengaluru, Karnataka, IndiaJanuary 1, 2021There were three rounds. The first interview tested our eligibility for the position, and based on that, some basic questions were asked. After a week, they confirmed that I had qualified for further rounds. They completed the two remaining interview
