Great Benefits, Tight Schedules
Great Benefits, Tight Schedules
Very nice benefit package for family.
Sometimes the schedule is very tight.
Additional Ratings
Was this helpful?
Intel Interview Questions
Intel Interview Experiences
Design Verification Engineer
First, there were some technical questions, and two technical leaders came to the interview. The questions were not very hard, including some basic ones. The technical leaders paid more attention to the value the interviewee could supply to the compa
Design Verification Engineer
Internal Transfer within Intel Two phone/video interviews: * Manager interview * Team member interview Each interview is 90 minutes. Interview details: Discussion about experience relating to pre-silicon verification, specifically test bench
Design Verification Engineer
Moderate. Easy to crack if you prepare well. You need to have a good understanding of all UVM and SV concepts. Protocol concepts also help. Design knowledge is an added advantage. Please attend with proper preparation.
Design Verification Engineer
Xi'an, Shaanxi, ChinaOctober 1, 2010First, there were some technical questions, and two technical leaders came to the interview. The questions were not very hard, including some basic ones. The technical leaders paid more attention to the value the interviewee could supply to the compa
Design Verification Engineer
United StatesJuly 1, 2022Internal Transfer within Intel Two phone/video interviews: * Manager interview * Team member interview Each interview is 90 minutes. Interview details: Discussion about experience relating to pre-silicon verification, specifically test bench
Design Verification Engineer
United StatesMarch 7, 2022Moderate. Easy to crack if you prepare well. You need to have a good understanding of all UVM and SV concepts. Protocol concepts also help. Design knowledge is an added advantage. Please attend with proper preparation.
