Design verification roles
Design verification roles
Had good experience. Good diversity.
Did not convert to full-time.
Additional Ratings
Was this helpful?
Intel Interview Questions
Intel Interview Experiences
Design Verification Engineer
The interview was average. It covered basic electronic questions, including Verilog, SystemVerilog (SV), and UVM basics. The HR round was disappointing. There was no clear communication from the company regarding the next steps in the process. They
Design Verification Engineer
It was technical and behavioral. I was asked questions about my resume and all previous experience, as well as technical details of the verification components I used in those projects and other related work. I would rate them as moderate in complex
Design Verification Engineer
They asked about my Verilog projects and labs that I took in my coursework, and what I achieved in that lab coursework. The interview went slow. Then questions were on the digital domain. Questions on Verilog and C/C++: * STA * Verilog project
Design Verification Engineer
IndiaOctober 1, 2021The interview was average. It covered basic electronic questions, including Verilog, SystemVerilog (SV), and UVM basics. The HR round was disappointing. There was no clear communication from the company regarding the next steps in the process. They
Design Verification Engineer
San Jose, California, United StatesMay 1, 2021It was technical and behavioral. I was asked questions about my resume and all previous experience, as well as technical details of the verification components I used in those projects and other related work. I would rate them as moderate in complex
Design Verification Engineer
Bengaluru, Karnataka, IndiaAugust 1, 2024They asked about my Verilog projects and labs that I took in my coursework, and what I achieved in that lab coursework. The interview went slow. Then questions were on the digital domain. Questions on Verilog and C/C++: * STA * Verilog project
