Good Place, Great Start
Good Place, Great Start
A good place to work as a start.
Nothing to mention, since it's a good place to work.
Was this helpful?
Intel Interview Questions
Intel Interview Experiences
Design Verification Engineer
They asked about my Verilog projects and labs that I took in my coursework, and what I achieved in that lab coursework. The interview went slow. Then questions were on the digital domain. Questions on Verilog and C/C++: * STA * Verilog project
Design Verification Engineer
2 technical followed by HR. Each round is 1.30-2 hours. Mainly focused on application-oriented. 2 technical followed by HR. Each round is 1.30-2 hours. Mainly focused on application-oriented. 2 technical followed by HR. Each round is 1.30-2 hours.
Design Verification Engineer
Moderate. Easy to crack if you prepare well. You need to have a good understanding of all UVM and SV concepts. Protocol concepts also help. Design knowledge is an added advantage. Please attend with proper preparation.
Design Verification Engineer
Bengaluru, Karnataka, IndiaAugust 1, 2024They asked about my Verilog projects and labs that I took in my coursework, and what I achieved in that lab coursework. The interview went slow. Then questions were on the digital domain. Questions on Verilog and C/C++: * STA * Verilog project
Design Verification Engineer
IndiaJanuary 1, 20222 technical followed by HR. Each round is 1.30-2 hours. Mainly focused on application-oriented. 2 technical followed by HR. Each round is 1.30-2 hours. Mainly focused on application-oriented. 2 technical followed by HR. Each round is 1.30-2 hours.
Design Verification Engineer
United StatesMarch 7, 2022Moderate. Easy to crack if you prepare well. You need to have a good understanding of all UVM and SV concepts. Protocol concepts also help. Design knowledge is an added advantage. Please attend with proper preparation.
