Good company, but suffers with poor leadership
Good company, but suffers with poor leadership
A great place for learning and growing in the technology space.
Provides decent life and work balance.
Offers a decent pay scale as well.
Has a long shot for turnaround in 2-3 years, perhaps.
Top leadership has lacked vision to stay at the top and ahead of competition.
Lots of missed opportunities by the company due to bloated middle management taking questionable decisions in delaying and canceling crucial projects.
Company has missed the boat to turn things around and is desperately hoping on fabrication technology to bail them out.
A very remote chance for a turnaround.
Get rid of layers of VPs and flatten the org structure.
Additional Ratings
Was this helpful?
Intel Interview Questions
Intel Interview Experiences
Software Engineer (Internship)
I applied through an educational recruiting company. After I got the first phone interview (background information), I was called for an onsite interview. I answered coding questions correctly, but I think they were looking for a Python developer. I
Sr Verification Engineer
Ask me about Verilog, SystemVerilog, and UVM basics. I can also answer C/C++ problem-solving questions and discuss my resume projects. My focus is on digital design, verification concepts, coding logic, and real-time debugging approaches. I'm partic
Engineering
The process began with a phone interview. I then met with the manager to discuss skills and suitability. Subsequently, I interviewed with each team member, the manager, the manager's manager, and the VP. I had a one-on-one meeting with the manager
Software Engineer (Internship)
Santa Clara, California, United StatesJanuary 1, 2017I applied through an educational recruiting company. After I got the first phone interview (background information), I was called for an onsite interview. I answered coding questions correctly, but I think they were looking for a Python developer. I
Sr Verification Engineer
Santa Clara, California, United StatesJanuary 1, 2023Ask me about Verilog, SystemVerilog, and UVM basics. I can also answer C/C++ problem-solving questions and discuss my resume projects. My focus is on digital design, verification concepts, coding logic, and real-time debugging approaches. I'm partic
Engineering
Santa Clara, California, United StatesMay 1, 2010The process began with a phone interview. I then met with the manager to discuss skills and suitability. Subsequently, I interviewed with each team member, the manager, the manager's manager, and the VP. I had a one-on-one meeting with the manager
