Great Campus, Hectic Schedule
Great Campus, Hectic Schedule
Good campus, good people, nice events and activities.
Hectic work schedule, not satisfactory hikes.
Was this helpful?
Intel Interview Questions
Intel Interview Experiences
Verification Engineer
I was interviewed and demonstrated depth of knowledge in UVM, SV, basic design concepts for FIFOs, and Verilog code for a clock divider. When it came to UVM, I was asked for the difference between a sequence and a sequencer.
Verification Engineer
I had a 5-hour face-to-face interview at Intel's 4B campus for a verification role. I was a fresher then, less confident, and I flunked it. Initially, I had a telephonic interview and was later called to Bangalore for a solid interview. Be strong in
Verification Engineer
The first round was a written test. The difficulty level of the questions was average. The written test was completely technical based. Selected candidates were then taken to the face-to-face round.
Verification Engineer
Bengaluru, Karnataka, IndiaFebruary 1, 2020I was interviewed and demonstrated depth of knowledge in UVM, SV, basic design concepts for FIFOs, and Verilog code for a clock divider. When it came to UVM, I was asked for the difference between a sequence and a sequencer.
Verification Engineer
Bengaluru, Karnataka, IndiaMay 1, 2015I had a 5-hour face-to-face interview at Intel's 4B campus for a verification role. I was a fresher then, less confident, and I flunked it. Initially, I had a telephonic interview and was later called to Bangalore for a solid interview. Be strong in
Verification Engineer
Bengaluru, Karnataka, IndiaMarch 1, 2019The first round was a written test. The difficulty level of the questions was average. The written test was completely technical based. Selected candidates were then taken to the face-to-face round.
