Good benefits, excellent work-life balance, wonderful to work with the team, and a welcoming work environment.
Lower salary offering compared to other semiconductor companies.
I was interviewed and demonstrated depth of knowledge in UVM, SV, basic design concepts for FIFOs, and Verilog code for a clock divider. When it came to UVM, I was asked for the difference between a sequence and a sequencer.
Junior Design Verification 2 technical interviews + 2 HR interviews. First technical interview with a team member. Second technical interview with team leaders. HR interview by call. I received the results after one week.
The interview lasted two hours and involved two interviewers. At first, they described the team and the role. Afterward, I talked about myself: * My education background * Courses and projects I did in my degree * Work experience * Skills *
I was interviewed and demonstrated depth of knowledge in UVM, SV, basic design concepts for FIFOs, and Verilog code for a clock divider. When it came to UVM, I was asked for the difference between a sequence and a sequencer.
Junior Design Verification 2 technical interviews + 2 HR interviews. First technical interview with a team member. Second technical interview with team leaders. HR interview by call. I received the results after one week.
The interview lasted two hours and involved two interviewers. At first, they described the team and the role. Afterward, I talked about myself: * My education background * Courses and projects I did in my degree * Work experience * Skills *