Great humans
Great humans
Accepting to personal issues Parental leave Pretty good base pay
Full time office
Said "flexibility" is very vague
Additional Ratings
Was this helpful?
Marvell Technology Interview Experiences
Design Verification Engineer
Phone interview
Design Verification Engineer
There were two technical rounds I attended. Both are on SystemVerilog, digital, and UVM. I suggest brush your digital concepts well. Make sure you work on System Verilog constraint thoroughly.
Design Verification Engineer
Phone interview and then an onsite interview. 6 people interviewed me onsite Then the recruiter got back to me. They tried to approve my offer and had some tough time. Finally they were able to do it
Design Verification Engineer
October 30, 2012Phone interview
Design Verification Engineer
California City, CaliforniaNovember 1, 2023There were two technical rounds I attended. Both are on SystemVerilog, digital, and UVM. I suggest brush your digital concepts well. Make sure you work on System Verilog constraint thoroughly.
Design Verification Engineer
Austin, TexasJuly 1, 2011Phone interview and then an onsite interview. 6 people interviewed me onsite Then the recruiter got back to me. They tried to approve my offer and had some tough time. Finally they were able to do it
