Great project, work-life balance could be better
Great project, work-life balance could be better
- Projects are interesting and you work a lot.
- Great benefits.
- Poor work-life balance (might work >60 hours a week)
- Lack of resources to get work done
It would be nice to care more about employees and listen to their concerns.
Additional Ratings
Was this helpful?
Microsoft Interview Questions
Microsoft Interview Experiences
Silicon Engineer
The interview process consisted of two rounds after resume shortlisting. Both were technical only, focusing purely on digital concepts with Verilog and Python coding. There was a good request for M.Tech project explanation. Each interview lasted for
Silicon Engineer
The first round of the hiring process involved resume screening and a technical coding interview. The coding interview lasted only 30 minutes. They asked basic, straightforward questions. Unfortunately, I did not move on to the next round.
Silicon Engineer
There were 2 main rounds. The first round was mostly behavioral, with some RTL and OOP coding questions. The second round had 4 different sessions with 3 engineers and 1 manager. These were all about design and verification using System Verilog.
Silicon Engineer
Hyderābād, Telangana, IndiaApril 10, 2025The interview process consisted of two rounds after resume shortlisting. Both were technical only, focusing purely on digital concepts with Verilog and Python coding. There was a good request for M.Tech project explanation. Each interview lasted for
Silicon Engineer
United StatesJanuary 26, 2024The first round of the hiring process involved resume screening and a technical coding interview. The coding interview lasted only 30 minutes. They asked basic, straightforward questions. Unfortunately, I did not move on to the next round.
Silicon Engineer
FranceNovember 11, 2022There were 2 main rounds. The first round was mostly behavioral, with some RTL and OOP coding questions. The second round had 4 different sessions with 3 engineers and 1 manager. These were all about design and verification using System Verilog.
