Taro Logo

ASIC Design Engineer Interview Experience - San Jose, California

November 1, 2011
Negative ExperienceNo Offer

Process

It is only a phone interview with one of the hiring manager, I think. I don't know why I can hardly hear him even though I was in a very quiet place. He asked about how to calculate setup and hold time by giving some parameters in the circuit. He also asked about a frequency divider by 3 with 50% duty cycle.

Questions

Frequency divider

Setup hold time calculation

Was this helpful?

Interview Statistics

The following metrics were computed from 4 interview experiences for the Nvidia ASIC Design Engineer role in San Jose, California.

Success Rate

0%
Pass Rate

Nvidia's interview process for their ASIC Design Engineer roles in San Jose, California is extremely selective, failing the vast majority of engineers.

Experience Rating

Positive25%
Neutral50%
Negative25%

Candidates reported having mixed feelings for Nvidia's ASIC Design Engineer interview process in San Jose, California.

Nvidia Work Experiences