Design Verification Engineer Interview Experience - Santa Clara, California
Process
I have done only a screening round, and I have prepared all the DV topics, but they asked me coding questions instead. The questions are easy to moderate, like implement a function for randc in Python or System Verilog without using any built-in functions.
Questions
Implement a function for randc in Python or SystemVerilog without using any builtin functions.
Was this helpful?
Interview Statistics
The following metrics were computed from 2 interview experiences for the Nvidia Design Verification Engineer role in Santa Clara, California.
Success Rate
Nvidia's interview process for their Design Verification Engineer roles in Santa Clara, California is fairly selective, failing a large portion of engineers who go through it.
Experience Rating
Candidates reported having very good feelings for Nvidia's Design Verification Engineer interview process in Santa Clara, California.
Nvidia Work Experiences
- 5.0Great place to workDesign Verification Engineer • Current EmployeeSanta Clara, California, United StatesMarch 20, 2023Pros: Great work-life balance and the teammates are all helpful.Cons: The stack is old school and it feels a bit slow. There isn't much visibility outside of your team at my level.
- 4.0Company leadership is greatDesign Verification Engineer • Current EmployeeSanta Clara, California, United StatesJune 6, 2023Pros: Won bit bet in direction.Cons: No bonus and sometimes stressful.
- 5.0Glad to be on this trainDesign Verification Engineer • Current EmployeeSanta Clara, California, United StatesNovember 22, 2020Pros: Brightest-looking future for a semiconductor co.Cons: Depending on what you do, it could lead to burnout. Thankfully, not in my case.
Nvidia Interview Questions
