Taro Logo

Design Verification Engineer Interview Experience - Canada

October 29, 2021
Positive ExperienceNo Offer

Process

Had one interview that was 2.5 hours long. The interview process was straightforward.

Technical and theoretical questions related to:

  • Digital logic design
  • Verification methodologies
  • Some C/C++ programming

Questions

  • Protocol Basics
  • Logic Gates
  • Design Projects [Verilog]
  • Verification Projects [SystemVerilog], UVM Fundamentals
  • C, C++
  • OOP
  • Data Structures

Was this helpful?

Interview Statistics

The following metrics were computed from 4 interview experiences for the Qualcomm Design Verification Engineer role in Canada.

Success Rate

0%
Pass Rate

Qualcomm's interview process for their Design Verification Engineer roles in Canada is extremely selective, failing the vast majority of engineers.

Experience Rating

Positive25%
Neutral50%
Negative25%

Candidates reported having mixed feelings for Qualcomm's Design Verification Engineer interview process in Canada.

Qualcomm Work Experiences