Taro Logo

Design Verification Engineer Interview Experience

May 1, 2021
Positive ExperienceNo Offer

Process

The interview process was very smooth. The recruiter contacted me to schedule an interview, and then I had two rounds of interviews. All of them were based on knowledge of SystemVerilog, UVM, digital circuit design, and problem-solving skills.

Questions

SystemVerilog and UVM based questions

Was this helpful?

Interview Statistics

The following metrics were computed from 14 interview experiences for the Qualcomm Design Verification Engineer role in United States.

Success Rate

36%
Pass Rate

Qualcomm's interview process for their Design Verification Engineer roles in the United States is fairly selective, failing a large portion of engineers who go through it.

Experience Rating

Positive64%
Neutral14%
Negative21%

Candidates reported having very good feelings for Qualcomm's Design Verification Engineer interview process in United States.

Qualcomm Work Experiences