Taro Logo

DV Engineer Interview Experience

June 6, 2026
Positive ExperienceNo Offer

Process

Basic UVM and Verilog questions. This was a screening round.

  • UVM component vs UVM object
  • 16:1 mux using 4:1
  • AXI protocol
  • Purpose of new() in UVM, etc.
  • 4-input NAND gate using 2-input

Questions

Mealy vs Moore, which is better in terms of RTL coding?

Was this helpful?

Interview Statistics

The following metrics were computed from 4 interview experiences for the Qualcomm DV Engineer role.

Success Rate

25%
Pass Rate

Qualcomm's interview process for their DV Engineer roles is very selective, failing most engineers who go through it.

Experience Rating

Positive75%
Neutral25%
Negative0%

Candidates reported having very good feelings for Qualcomm's DV Engineer interview process.

Qualcomm Work Experiences