Great Culture, Challenging Start
Great Culture, Challenging Start
Top Hardware Company, Great Culture
Work can be challenging for new hires.
Additional Ratings
Was this helpful?
Qualcomm Interview Questions
Qualcomm Interview Experiences
DV Engineer
Basic UVM and Verilog questions. This was a screening round. * UVM component vs UVM object * 16:1 mux using 4:1 * AXI protocol * Purpose of new() in UVM, etc. * 4-input NAND gate using 2-input
DV Engineer
The interview, converted from an internship, consisted of two phone call rounds focusing solely on SV concepts. It's unclear what happens next or which team this role is for. Three months is insufficient time to judge the company; a co-op at the same
DV Engineer
The Qualcomm interview was a well-structured and technically intensive process. It began with a screening round that focused on digital design fundamentals and SystemVerilog concepts. Subsequent rounds included detailed questions on UVM methodology
DV Engineer
June 6, 2026Basic UVM and Verilog questions. This was a screening round. * UVM component vs UVM object * 16:1 mux using 4:1 * AXI protocol * Purpose of new() in UVM, etc. * 4-input NAND gate using 2-input
DV Engineer
United StatesNovember 14, 2019The interview, converted from an internship, consisted of two phone call rounds focusing solely on SV concepts. It's unclear what happens next or which team this role is for. Three months is insufficient time to judge the company; a co-op at the same
DV Engineer
Santa Clara, California, United StatesAugust 7, 2025The Qualcomm interview was a well-structured and technically intensive process. It began with a screening round that focused on digital design fundamentals and SystemVerilog concepts. Subsequent rounds included detailed questions on UVM methodology
