Taro Logo

Physical Verification Engineer Interview Experience

August 18, 2024
Neutral ExperienceNo Offer

Process

Continuous 5 rounds in the same day, mostly technical on digital noise, EMI, and VLSI design basic concepts and tools. Also some MOSFET questions about NAND, NOR, delay, and MUX design. No coding for this interview.

Questions

What is the process flow of designing a chip in Innovus?

Was this helpful?

Interview Statistics

The following metrics were computed from 1 interview experience for the TSMC Physical Verification Engineer role in United States.

Success Rate

0%
Pass Rate

TSMC's interview process for their Physical Verification Engineer roles in the United States is extremely selective, failing the vast majority of engineers.

Experience Rating

Positive0%
Neutral100%
Negative0%

Candidates reported having mixed feelings for TSMC's Physical Verification Engineer interview process in United States.

TSMC Work Experiences