Taro Logo

Physical Design - engineer

Qualcomm is a global technology company that develops and commercializes wireless telecommunications products and services.
Backend
Mid-Level Software Engineer
In-Person
5,000+ Employees
2+ years of experience
Hardware
This job posting is no longer active.

Job Description

Qualcomm India Private Limited is seeking a Physical Design Engineer to join their Hardware Engineering team in Chennai. This role focuses on physical implementation activities for subsystems, requiring expertise in floor-planning, place and route, timing closure, and power optimization. The ideal candidate will have 2+ years of experience in physical design/implementation and strong knowledge of PPA critical cores.

The position offers an opportunity to work with cutting-edge hardware design technologies and tools like Synopsys ICC2 and Cadence Innovus. You'll be part of a collaborative environment, working closely with design, DFT, and PNR teams to deliver high-quality solutions. The role requires strong technical skills in timing convergence, clocking architecture, and scripting (Tcl/Perl).

Qualcomm provides comprehensive benefits including world-class health coverage, financial planning support, and wellbeing programs. The company strongly emphasizes professional growth through continuous learning opportunities, tuition reimbursement, and mentorship programs. As a global technology leader, Qualcomm offers exposure to innovative projects and the chance to work alongside industry experts.

The role combines technical challenges with professional development opportunities, making it ideal for engineers looking to advance their careers in hardware design. Qualcomm's inclusive culture and commitment to innovation create an environment where employees can unlock their full potential while contributing to world-changing technologies.

Last updated 2 months ago

Responsibilities For Physical Design - engineer

  • Physical Implementation activities for Sub systems including Floor-planning, Place and Route, CTS, Formal verification
  • Physical Verification (DRC/LVS), PDN, Timing Closure and power optimization
  • PD implementation of PPA critical Cores and making right PPA trade-off decisions
  • Work in close collaboration with design, DFT and PNR teams
  • Resolve issues related to constraints validation, verification, STA, Physical design

Requirements For Physical Design - engineer

Linux
  • Bachelor's degree in Computer Science, Electrical/Electronics Engineering or related field with 2+ years experience
  • Knowledge in timing convergence of high frequency data-path intensive Cores
  • Knowledge in Block level PnR convergence with Synopsys ICC2/ Cadence Innovus
  • Good understanding of clocking architecture
  • Good knowledge of Tcl/Perl Scripting
  • Strong problem-solving skills and good communication skills

Benefits For Physical Design - engineer

Medical Insurance
Dental Insurance
Vision Insurance
Mental Health Assistance
Education Budget
  • World-class health coverage for employees and eligible dependents
  • Financial planning and future preparation programs
  • Emotional/mental strength and resilience support
  • Wellbeing programs and resources
  • Continuous learning and development programs
  • Tuition reimbursement
  • Mentorship programs