Good Balance, Underpaid Staffing
Good Balance, Underpaid Staffing
Decent work-life balance and benefits.
Less competitive pay compared to competitors, and the company is currently low-staffed.
Was this helpful?
Intel Interview Questions
Intel Interview Experiences
Design Verification Engineer
Contacted by a recruiter. Went through: * Two rounds of technical phone interviews (1 on 1 with an engineer) * One round of on-site interview with the extended team.
Design Verification Engineer
You will need good digital system experience, including state machines, logic gates, and programming. The language used is Verilog. Be prepared to discuss your previous projects. You should promote your technical capabilities and demonstrate a posit
Design Verification Engineer
The interview process consisted of three rounds: two technical rounds and one HR round. The technical rounds focused on digital design and Verilog. They also asked about C concepts that were listed on my resume. The HR round was for introductions a
Design Verification Engineer
United StatesMay 21, 2024Contacted by a recruiter. Went through: * Two rounds of technical phone interviews (1 on 1 with an engineer) * One round of on-site interview with the extended team.
Design Verification Engineer
MalaysiaDecember 30, 2024You will need good digital system experience, including state machines, logic gates, and programming. The language used is Verilog. Be prepared to discuss your previous projects. You should promote your technical capabilities and demonstrate a posit
Design Verification Engineer
Bengaluru, Karnataka, IndiaDecember 1, 2020The interview process consisted of three rounds: two technical rounds and one HR round. The technical rounds focused on digital design and Verilog. They also asked about C concepts that were listed on my resume. The HR round was for introductions a
