Great Place to Work
Great Place to Work
- Worked on Great Technologies
- Flexible work hours
- Flat structure
- No clear long-term guidance.
Focus on wide range of markets.
Was this helpful?
Intel Interview Questions
Intel Interview Experiences
Lead Engineer
The first round of interviews included two 30-minute interviews. One interview involved writing Verilog code to find the maximum number from a 256-byte ROM. The second interview required writing Verilog code to swap the lower nibble with the higher
Lead Engineer
The technical rounds were very challenging. With four rounds overall, it was difficult because the level of questioning was consistently high. It was truly challenging to clear the technical interviews, then the HR discussion, and finally, the joy of
Systems Validation Engineer
Divide by 2 frequency circuit? MUX using NAND gates only! Topics: 1. Logic design 2. Computer architecture 3. Validation 4. Software More questions to test how well you understand the circuit from system level, buses, and interconnect.
Lead Engineer
Toronto, Ontario, CanadaOctober 1, 2024The first round of interviews included two 30-minute interviews. One interview involved writing Verilog code to find the maximum number from a 256-byte ROM. The second interview required writing Verilog code to swap the lower nibble with the higher
Lead Engineer
Bengaluru, Karnataka, IndiaJanuary 1, 2021The technical rounds were very challenging. With four rounds overall, it was difficult because the level of questioning was consistently high. It was truly challenging to clear the technical interviews, then the HR discussion, and finally, the joy of
Systems Validation Engineer
United StatesJune 4, 2014Divide by 2 frequency circuit? MUX using NAND gates only! Topics: 1. Logic design 2. Computer architecture 3. Validation 4. Software More questions to test how well you understand the circuit from system level, buses, and interconnect.
