Good Learning, Tough Methodologies
Good Learning, Tough Methodologies
Good learning, good facilities, and campus.
Get to work with stewards.
The verification methodology is not universal. Intel-specific average work-life balance.
Additional Ratings
Was this helpful?
Intel Interview Questions
Intel Interview Experiences
Verification Engineer
Coding question UVM/OVM Python, Perl Basic architecture Scripting Verification skills Background Introduction Chat about resume, etc. Describe your experience. Describe your coding ability. Are you familiar with coding? What language are
Verification Engineer
I was interviewed and demonstrated depth of knowledge in UVM, SV, basic design concepts for FIFOs, and Verilog code for a clock divider. When it came to UVM, I was asked for the difference between a sequence and a sequencer.
Verification Engineer
After a phone screen with HR, I was interviewed by several members of a team in an onsite interview. I interviewed for different groups over the course of the day and received an offer.
Verification Engineer
United StatesApril 1, 2021Coding question UVM/OVM Python, Perl Basic architecture Scripting Verification skills Background Introduction Chat about resume, etc. Describe your experience. Describe your coding ability. Are you familiar with coding? What language are
Verification Engineer
Bengaluru, Karnataka, IndiaFebruary 1, 2020I was interviewed and demonstrated depth of knowledge in UVM, SV, basic design concepts for FIFOs, and Verilog code for a clock divider. When it came to UVM, I was asked for the difference between a sequence and a sequencer.
Verification Engineer
Hillsboro, Oregon, United StatesAugust 1, 2016After a phone screen with HR, I was interviewed by several members of a team in an onsite interview. I interviewed for different groups over the course of the day and received an offer.
