Taro Logo

ASIC Design Engineer Interview Experience - Santa Clara, California

September 1, 2011
Positive ExperienceGot Offer

Process

Clock domain crossing verilog about the differences between blocking/non-blocking assignments Points you list on your resume Basic ALU questions Truth table and k-maps Frequency divider and counters DFF with synchronized reset and asynchronized reset verilog codes FIFO synchronized and asynchronized

Questions

The design included FIFO synchronized and asynchronized options.

Was this helpful?

Interview Statistics

The following metrics were computed from 16 interview experiences for the Marvell Technology ASIC Design Engineer role in Santa Clara, California.

Success Rate

31%
Pass Rate

Marvell Technology's interview process for their ASIC Design Engineer roles in Santa Clara, California is fairly selective, failing a large portion of engineers who go through it.

Experience Rating

Positive44%
Neutral38%
Negative19%

Candidates reported having very good feelings for Marvell Technology's ASIC Design Engineer interview process in Santa Clara, California.

Marvell Technology Work Experiences