Taro Logo

ASIC Design Engineer Interview Experience - United States

June 17, 2013
Neutral ExperienceGot Offer

Process

The process was a first phone interview, followed by an on-site.

Questions

What is the difference between the syn and asyn FIFO? Is there any way for cross domain signal transfer? Tell me related technique and writing Verilog code to describe it.

Was this helpful?

Interview Statistics

The following metrics were computed from 36 interview experiences for the Marvell Technology ASIC Design Engineer role in United States.

Success Rate

33%
Pass Rate

Marvell Technology's interview process for their ASIC Design Engineer roles in the United States is fairly selective, failing a large portion of engineers who go through it.

Experience Rating

Positive39%
Neutral50%
Negative11%

Candidates reported having very good feelings for Marvell Technology's ASIC Design Engineer interview process in United States.

Marvell Technology Work Experiences