review
review
It was a beautiful office and had good food.
There is a lot of transition happening right now.
Was this helpful?
Marvell Technology Interview Experiences
ASIC Design Engineer
Apply online and after several weeks, I got phone interview. It is about ASIC design/verification. My background is more focused on verification of microprocessors, FPGA. Not very familiar with ASIC flow, so it is very important for background match.
ASIC Design Engineer
Interview will last for a full day by 6-7 engineers and managers.
ASIC Design Engineer
Clock domain crossing verilog about the differences between blocking/non-blocking assignments Points you list on your resume Basic ALU questions Truth table and k-maps Frequency divider and counters DFF with synchronized reset and asynchronized reset
ASIC Design Engineer
Santa Clara, CaliforniaNovember 1, 2014Apply online and after several weeks, I got phone interview. It is about ASIC design/verification. My background is more focused on verification of microprocessors, FPGA. Not very familiar with ASIC flow, so it is very important for background match.
ASIC Design Engineer
Santa Clara, CaliforniaJuly 1, 2009Interview will last for a full day by 6-7 engineers and managers.
ASIC Design Engineer
Santa Clara, CaliforniaSeptember 1, 2011Clock domain crossing verilog about the differences between blocking/non-blocking assignments Points you list on your resume Basic ALU questions Truth table and k-maps Frequency divider and counters DFF with synchronized reset and asynchronized reset
