Full Time
Full Time
The role offers a flexible schedule depending on the manager.
Cross functionally there is too much work.
Additional Ratings
Was this helpful?
Marvell Technology Interview Experiences
ASIC Design Engineer
The first round was a phone interview of around 45 minutes. It was focused entirely on linear pipeline and Out of Order Pipeline principles. The second round was a face to face interview at Santa Clara. There were 4.5hrs of interview (45 minutes per
Post-Silicon Validation Engineer
Interview was easy. I was asked basic questions about NVMe protocol and logic questions regarding usage of oscilloscope, etc. Also asked to describe past work experience. Interviewers were good, but the salary negotiation went bad.
Design Verification Engineer
I had a phone interview.
ASIC Design Engineer
Santa Clara, CaliforniaSeptember 1, 2015The first round was a phone interview of around 45 minutes. It was focused entirely on linear pipeline and Out of Order Pipeline principles. The second round was a face to face interview at Santa Clara. There were 4.5hrs of interview (45 minutes per
Post-Silicon Validation Engineer
Santa Clara, CaliforniaJune 1, 2022Interview was easy. I was asked basic questions about NVMe protocol and logic questions regarding usage of oscilloscope, etc. Also asked to describe past work experience. Interviewers were good, but the salary negotiation went bad.
Design Verification Engineer
Santa Clara, CaliforniaJuly 12, 2012I had a phone interview.
