Taro Logo

Engineer Digital ASIC/FPGA Design Interview Experience - Nuremberg

April 1, 2018
Neutral ExperienceNo Offer

Process

The interview was conducted by the hiring manager and his colleague. The interviewers tried to familiarize themselves with my past experience. He noted down my skills and asked some questions about experience in verification topics like UVM, etc. He also asked some questions about personal skills. Generally, the interview was held in a positive environment.

Questions

UVM, Functional Verifications, Personal skills questions, and past experiences.

Was this helpful?

Interview Statistics

The following metrics were computed from 1 interview experience for the Nokia Engineer Digital ASIC/FPGA Design role in Nuremberg.

Success Rate

0%
Pass Rate

Nokia's interview process for their Engineer Digital ASIC/FPGA Design roles in Nuremberg is extremely selective, failing the vast majority of engineers.

Experience Rating

Positive0%
Neutral100%
Negative0%

Candidates reported having mixed feelings for Nokia's Engineer Digital ASIC/FPGA Design interview process in Nuremberg.