Great People, Interesting Work, Good Pay
Great People, Interesting Work, Good Pay
The work environment is not cutthroat; people help each other. Pay and benefits are good. The company feels surprisingly flat. There is fairly good visibility up to the VP level.
Software engineering rigor is not as high as at FAANG companies. It likely depends on the department, but many times it is just good enough to work.
This is fine as long as different systems are not dependent on each other, but increasingly this is the case.
Work-life balance depends on the department.
Additional Ratings
Was this helpful?
Nvidia Interview Questions
Nvidia Interview Experiences
Software Engineering Intern
First, introductions. Then, I will ask you about: * What you have learned in some courses * Your previous projects * Some basic knowledge * A really easy binary tree LeetCode problem Finally, a Q&A session for 45 minutes.
Memory Validation Engineer
5 rounds of interviews in succession, with 45 minutes each. Questions were related to ASIC, Verilog, programming, DFT, verification, etc.
Hardware Engineer Internship
Video call with engineer. Chatted about my projects on my resume and was asked some questions regarding CPU design. One question was how to increase the clock frequency of a design by pipelining.
Software Engineering Intern
Santa Clara, California, United StatesJanuary 1, 2025First, introductions. Then, I will ask you about: * What you have learned in some courses * Your previous projects * Some basic knowledge * A really easy binary tree LeetCode problem Finally, a Q&A session for 45 minutes.
Memory Validation Engineer
Santa Clara, California, United StatesFebruary 1, 20115 rounds of interviews in succession, with 45 minutes each. Questions were related to ASIC, Verilog, programming, DFT, verification, etc.
Hardware Engineer Internship
Santa Clara, California, United StatesApril 1, 2024Video call with engineer. Chatted about my projects on my resume and was asked some questions regarding CPU design. One question was how to increase the clock frequency of a design by pipelining.
