Taro Logo

ASIC Design Engineer Interview Experience - San Jose, California

January 1, 2017
Positive ExperienceGot Offer

Process

I checked the job info through LinkedIn. After the application, I received a phone interview with the hiring manager.

There was nothing special about the phone interview. Although I couldn't attend, the onsite interview was pretty basic. However, some preparation should be done beforehand.

Questions

Sequence detector with FSM

Synchronization

Cache

Was this helpful?

Interview Statistics

The following metrics were computed from 2 interview experiences for the Qualcomm ASIC Design Engineer role in San Jose, California.

Success Rate

0%
Pass Rate

Qualcomm's interview process for their ASIC Design Engineer roles in San Jose, California is extremely selective, failing the vast majority of engineers.

Experience Rating

Positive50%
Neutral0%
Negative50%

Candidates reported having mixed feelings for Qualcomm's ASIC Design Engineer interview process in San Jose, California.

Qualcomm Work Experiences