Taro Logo

ASIC Design Engineer Interview Experience

March 11, 2021
Neutral ExperienceNo Offer

Process

The interviewer was friendly.

They covered topics on:

  • Computer architecture
  • Static Timing Analysis
  • System Verilog
  • UVM

They went in-depth on AHB, synchronizers, and CDC.

It was a good overall experience.

Questions

Cache coherency, mapping techniques, metastability, CDC, synchronizers.

Was this helpful?

Interview Statistics

The following metrics were computed from 13 interview experiences for the Qualcomm ASIC Design Engineer role in United States.

Success Rate

23%
Pass Rate

Qualcomm's interview process for their ASIC Design Engineer roles in the United States is very selective, failing most engineers who go through it.

Experience Rating

Positive54%
Neutral38%
Negative8%

Candidates reported having very good feelings for Qualcomm's ASIC Design Engineer interview process in United States.

Qualcomm Work Experiences