Taro Logo

Design Verification Engineer Interview Experience - Santa Clara, California

June 1, 2012
Positive ExperienceGot Offer

Process

Phone Interview

I was called on the phone. My background was discussed.

Then, we discussed System Verilog constructs and Assertions, as well as random constraints in System Verilog.

I was then told that they would get back to me. Subsequently, I received a call from the staffing firm to inform me that I had been selected.

Questions

System Verilog Assertions

Was this helpful?

Interview Statistics

The following metrics were computed from 1 interview experience for the Qualcomm Design Verification Engineer role in Santa Clara, California.

Success Rate

100%
Pass Rate

Qualcomm's interview process for their Design Verification Engineer roles in Santa Clara, California is incredibly easy as the vast majority of engineers get an offer after going through it.

Experience Rating

Positive100%
Neutral0%
Negative0%

Candidates reported having very good feelings for Qualcomm's Design Verification Engineer interview process in Santa Clara, California.

Qualcomm Work Experiences