ASIC Design Engineer
ASIC Design Engineer
Opportunity, work-life balance, leadership, ESPP
Base salary seems lower than expected.
Was this helpful?
Qualcomm Interview Questions
Qualcomm Interview Experiences
ASIC Design Engineer
The interview is scheduled from 9:30 am to 4:50 pm. There are six interviewers. The first interviewer will ask for your information. The other five interviewers will ask technical questions. They may ask you questions even during your lunch break
ASIC Design Engineer
Great experience. Had an awesome interview. More like a holiday. There were 3 rounds of interview: * Digital * Verilog * Verification Awesome accommodation.
ASIC Design Engineer
Questions about designing Logic modules using gates and transistors. Questions about setup time, hold time, etc. Design problem as a pattern recognizer design. Interviewed by a non-native American with a weird accent.
ASIC Design Engineer
San Diego, California, United StatesApril 1, 2012The interview is scheduled from 9:30 am to 4:50 pm. There are six interviewers. The first interviewer will ask for your information. The other five interviewers will ask technical questions. They may ask you questions even during your lunch break
ASIC Design Engineer
San Diego, California, United StatesNovember 1, 2012Great experience. Had an awesome interview. More like a holiday. There were 3 rounds of interview: * Digital * Verilog * Verification Awesome accommodation.
ASIC Design Engineer
San Diego, California, United StatesMarch 1, 2010Questions about designing Logic modules using gates and transistors. Questions about setup time, hold time, etc. Design problem as a pattern recognizer design. Interviewed by a non-native American with a weird accent.
