Taro Logo

ASIC Design Engineer Interview Experience - Hillsboro, Oregon

May 1, 2012
Neutral ExperienceNo Offer

Process

45-minute phone interview, followed by a 5-hour on-site interview.

Questions

List all possible ways to minimize the power dissipation of an ASIC chip.

Was this helpful?

Interview Statistics

The following metrics were computed from 3 interview experiences for the Intel ASIC Design Engineer role in Hillsboro, Oregon.

Success Rate

0%
Pass Rate

Intel's interview process for their ASIC Design Engineer roles in Hillsboro, Oregon is extremely selective, failing the vast majority of engineers.

Experience Rating

Positive33%
Neutral67%
Negative0%

Candidates reported having very good feelings for Intel's ASIC Design Engineer interview process in Hillsboro, Oregon.

Intel Work Experiences