Taro Logo

Pre-Silicon Validation Engineering Interview Experience - Irvine, California

February 1, 2015
Positive ExperienceNo Offer

Process

I had one phone screen and then a two-hour on-site interview.

The phone screen asked basic questions on object-oriented programming and finite state machines.

I was then invited to an on-site interview where I was interviewed by four different team members for 30 minutes each. It was relaxed, and the interviewers were friendly.

Questions

There were questions on logic, digital logic (FSM, simplifying Karnaugh maps), and a short programming test.

Was this helpful?

Interview Statistics

The following metrics were computed from 1 interview experience for the Intel Pre-Silicon Validation Engineering role in Irvine, California.

Success Rate

0%
Pass Rate

Intel's interview process for their Pre-Silicon Validation Engineering roles in Irvine, California is extremely selective, failing the vast majority of engineers.

Experience Rating

Positive100%
Neutral0%
Negative0%

Candidates reported having very good feelings for Intel's Pre-Silicon Validation Engineering interview process in Irvine, California.

Intel Work Experiences