Pre-Silicon Verification Engineer
Pre-Silicon Verification Engineer
Culture, interesting work, great team, opportunity to grow and learn.
Salary average, churn in upper management currently.
Additional Ratings
Was this helpful?
Intel Interview Questions
Intel Interview Experiences
Design Verification Engineer
You will need good digital system experience, including state machines, logic gates, and programming. The language used is Verilog. Be prepared to discuss your previous projects. You should promote your technical capabilities and demonstrate a posit
Design Verification Engineer
The interview process includes a phone interview, followed by 4 to 5 rounds of on-site interviews with the hiring team. Feedback will be provided in 1 to 2 weeks. If a candidate makes it to the final round, the offer letter will be emailed a couple
Design Verification Engineer
Two sets of interviews, each two hours long. Two interviewers at each session. Real SystemVerilog questions, no riddles. Topics include: - How to create a verification plan - How to create a test with a sequence - Random virtual sequencer - Agent
Design Verification Engineer
MalaysiaDecember 30, 2024You will need good digital system experience, including state machines, logic gates, and programming. The language used is Verilog. Be prepared to discuss your previous projects. You should promote your technical capabilities and demonstrate a posit
Design Verification Engineer
United StatesMarch 1, 2023The interview process includes a phone interview, followed by 4 to 5 rounds of on-site interviews with the hiring team. Feedback will be provided in 1 to 2 weeks. If a candidate makes it to the final round, the offer letter will be emailed a couple
Design Verification Engineer
Haifa, IsraelJanuary 1, 2022Two sets of interviews, each two hours long. Two interviewers at each session. Real SystemVerilog questions, no riddles. Topics include: - How to create a verification plan - How to create a test with a sequence - Random virtual sequencer - Agent
