XOR implementation in Verilog
XOR implementation in Verilog
It was a good experience.
No cons. It's a very great place to work.
Experienced a very nice approach.
Additional Ratings
Was this helpful?
Intel Interview Questions
Intel Interview Experiences
Design Verification Engineer
They asked about my Verilog projects and labs that I took in my coursework, and what I achieved in that lab coursework. The interview went slow. Then questions were on the digital domain. Questions on Verilog and C/C++: * STA * Verilog project
Design Verification Engineer
The interview was average. It covered basic electronic questions, including Verilog, SystemVerilog (SV), and UVM basics. The HR round was disappointing. There was no clear communication from the company regarding the next steps in the process. They
Design Verification Engineer
There were three rounds. The first interview tested our eligibility for the position, and based on that, some basic questions were asked. After a week, they confirmed that I had qualified for further rounds. They completed the two remaining interview
Design Verification Engineer
Bengaluru, Karnataka, IndiaAugust 1, 2024They asked about my Verilog projects and labs that I took in my coursework, and what I achieved in that lab coursework. The interview went slow. Then questions were on the digital domain. Questions on Verilog and C/C++: * STA * Verilog project
Design Verification Engineer
IndiaOctober 1, 2021The interview was average. It covered basic electronic questions, including Verilog, SystemVerilog (SV), and UVM basics. The HR round was disappointing. There was no clear communication from the company regarding the next steps in the process. They
Design Verification Engineer
Bengaluru, Karnataka, IndiaJanuary 1, 2021There were three rounds. The first interview tested our eligibility for the position, and based on that, some basic questions were asked. After a week, they confirmed that I had qualified for further rounds. They completed the two remaining interview
