Great Benefits, Tight Deadlines
Great Benefits, Tight Deadlines
A lot of training is available, flexible working hours, and great benefits.
Aggressive schedule due to short product to market timetable.
Be people-oriented. You gain more work. Focus on the task more than people; this can make you lose, not win.
Additional Ratings
Was this helpful?
Intel Interview Questions
Intel Interview Experiences
Product Development Engineer
Phone screen basic logic design questions. After a three-week phone screen, I received a call for an onsite interview. The onsite consisted of five rounds: * Computer architecture * Logic design * Perl/Python * Basic SystemVerilog (SV) *
Product Development Engineer
3 rounds excluding the phone interview. Phone was a screening round. Python coding round. Complete explanation of Project work in Masters. Transistor level round: Went deep to the extent of explaining the drain current equation. Managerial round
Product Development Engineer
Step 1: Phone screening (approximately 35-40 minutes). Questions covered MOSFETs, probability, statistics, and projects on the resume. Step 2: Invited for on-site interviews (4 tech rounds). Detailed questions focused on logic, semiconductor physics
Product Development Engineer
Austin, Texas, United StatesMarch 1, 2017Phone screen basic logic design questions. After a three-week phone screen, I received a call for an onsite interview. The onsite consisted of five rounds: * Computer architecture * Logic design * Perl/Python * Basic SystemVerilog (SV) *
Product Development Engineer
Hillsboro, Oregon, United StatesAugust 1, 20203 rounds excluding the phone interview. Phone was a screening round. Python coding round. Complete explanation of Project work in Masters. Transistor level round: Went deep to the extent of explaining the drain current equation. Managerial round
Product Development Engineer
Folsom, California, United StatesJanuary 1, 2015Step 1: Phone screening (approximately 35-40 minutes). Questions covered MOSFETs, probability, statistics, and projects on the resume. Step 2: Invited for on-site interviews (4 tech rounds). Detailed questions focused on logic, semiconductor physics
