Taro Logo

ASIC Design Engineer Interview Experience - United States

April 27, 2013
Positive ExperienceNo Offer

Process

First round telephone interview: A design manager of their Datacom group called me to schedule a telephone interview next week.

Asked questions based on my resume, projects, especially circuit logic design, STA, dynamic structure

He is very polite, nice person.

Questions

How to solve clock skew, detailed process

Was this helpful?

Interview Statistics

The following metrics were computed from 36 interview experiences for the Marvell Technology ASIC Design Engineer role in United States.

Success Rate

33%
Pass Rate

Marvell Technology's interview process for their ASIC Design Engineer roles in the United States is fairly selective, failing a large portion of engineers who go through it.

Experience Rating

Positive39%
Neutral50%
Negative11%

Candidates reported having very good feelings for Marvell Technology's ASIC Design Engineer interview process in United States.

Marvell Technology Work Experiences