engineer
engineer
This is the architecture of multimedia chipset design.
Pressure sometime huge than similar companny
You need to be more humble for the management.
Was this helpful?
Marvell Technology Interview Experiences
ASIC Design Engineer
Clock domain crossing verilog about the differences between blocking/non-blocking assignments Points you list on your resume Basic ALU questions Truth table and k-maps Frequency divider and counters DFF with synchronized reset and asynchronized reset
ASIC Design Engineer
I received a call for an onsite interview as I was in Santa Clara itself. I gave first onsite with 3 engineers. After 15-20 days I received call for another onsite with 4 engineers. The interviews were pretty basic stuff related to Verilog basics, FS
ASIC Design Engineer
Phone interview asking the following 1. Why you want to change your current job? 2. What responsibilities you had in your previous job
ASIC Design Engineer
Santa Clara, CaliforniaSeptember 1, 2011Clock domain crossing verilog about the differences between blocking/non-blocking assignments Points you list on your resume Basic ALU questions Truth table and k-maps Frequency divider and counters DFF with synchronized reset and asynchronized reset
ASIC Design Engineer
Santa Clara, CaliforniaNovember 1, 2014I received a call for an onsite interview as I was in Santa Clara itself. I gave first onsite with 3 engineers. After 15-20 days I received call for another onsite with 4 engineers. The interviews were pretty basic stuff related to Verilog basics, FS
ASIC Design Engineer
Santa Clara, CaliforniaJuly 1, 2010Phone interview asking the following 1. Why you want to change your current job? 2. What responsibilities you had in your previous job
